Unit3-StructuralVerilog-Nazarian-EE577B-Fall10_1

Unit3-StructuralVerilog-Nazarian-EE577B-Fall10_1 -...

Info icon This preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
University of Southern California Viterbi School of Engineering EE577B VLSI System Design Structural Verilog References: Main and recommended textbooks, and References: Main and recommended textbooks, and online resources Shahin Nazarian Fall 2010
Image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Structural Modeling Structural Verilog is useful when a synthesis tool is not accessible, or it has not synthesized a design that meets th c nstr ints th r f r s th d si n rs h v t the constraints, therefore we as the designers have to write a better implementation of some of the design components in structural level. Also structural design is useful for design components that are not synthesizable (e.g., a divider). Finally structural transistor level description of the cells in the library might be useful in LVS (layout vs schematic) although typically Spice format i d i t d f th V il d ipti is used instead of the Verilog description LVS takes the netlist from post synthesis step and the layout from P&R step and compares them to Shahin Nazarian/EE577B/Fall 2010 make sure they are logically equivalent 2
Image of page 2