{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

05_timing_clocking_p2

05_timing_clocking_p2 - TC ECE152B 1 Issues on Timing and...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE152B TC 1 Issues on Timing and Clocking Combinational Logic X Z FF FF Q D FF ECE152B TC 2 FF . . . clock clock period clock
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Latch and Flip-Flop D Q L D Q CK Q Q CK L 1 Q L 2 Q Q 1 Q 2 ECE152B TC 3 D Q CK D Q CK CK D 1 Clocking Combinational Logic X Z For correct operation of a synchronous circuit: FF FF Q D FF The clock period must be longer than the delay of the longest path in the combinational logic. The width of the clock pulse must be long enough ECE152B TC 4 clock clock period FF . . . clock to allow the flip-flops to change state.
Background image of page 2