est_rm - UG111 July 6 2011[optional Embedded System Tools...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: UG111 July 6, 2011 [optional] Embedded System Tools Reference Manual EDK (v13.2) UG111 July 6, 2011 Embedded System Tools Reference Manual UG111 July 6, 2011 EDK (v13.2) Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the Documentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation. Xilinx reserves the right, at its sole discretion, to change the Documentation without notice at any time. Xilinx assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. THE DOCUMENTATION IS DISCLOSED TO YOU “AS-IS” WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION. © Copyright 2011 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners. Revision History The following table shows the revision history for this document. Date Version Revision 03/01/2011 13.1 EDK 13.1 release. Revision numbering format change to match release number. 07/06/2011 13.2 EDK 13.2 release. Changes in this release are: • Obsoleted OPB and PLB IP. • Added support for external simulation model for Micron Memory Models used with XPS MIG. • Added option for instyle instantiation and a new simulation option to support Mentor Graphics QuestaSim. • Added command line options to discover and to enable external memory. • Changed the EDK diagram to match new flow. 07/06/2011 13.2_web EDK 13.2 web release has the following changes: • Removed the obsolete OPB and PLB interface references. • Added information on Questa simulation in command line mode ( Chapter 5, Command Line Mode )....
View Full Document

This note was uploaded on 12/29/2011 for the course ECE 253 taught by Professor Brewer,f during the Fall '08 term at UCSB.

Page1 / 262

est_rm - UG111 July 6 2011[optional Embedded System Tools...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online