hw06 - LSU EE 2720-2 Problem 1 Homework 6 Due Will not be...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
LSU EE 2720-2 Homework 6 Due: Will not be graded. Problem 1: Consider the pair of logic functions (yes, they are from Homework 5). f 0 = ( a + bc + bcd ) e f 1 = ( a + bc + b cd ) e ( a ) Write a Verilog structural description of a single module implementing these functions. Take advantage of the common terms in the two functions ( a + bc ). ( b ) Notice that one function contains a bcd term and the other contains a b cd term. Though the variables are diFerent the two terms represent the same operation (a three-input AND with one input to the AND inverted). Write a Verilog structural description for these functions taking advantage of this fact by having two modules. One module will be the three-input AND gate just mentioned. The other will compute the functions using two instances of the AND gate. Problem 2: Answer the following questions about EDA (CAD). ( a ) How does a synthesis program know the capabilities of the chip it is targeting, such as the number of gates it can hold? ( b
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 01/03/2012 for the course EE 2720 taught by Professor Desouza during the Fall '08 term at LSU.

Page1 / 2

hw06 - LSU EE 2720-2 Problem 1 Homework 6 Due Will not be...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online