Instruction Cycle

Instruction Cycle - FETCH OPERANDS Obtain data from memory...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
Instruction Cycle FETCH MAR PC; PC PC + 1; rd; MDR memory[MAR]; IR MDR; DECODE IR[15:12] interpreted by Control Unit EVALUATE ADDRESS Calculate memory address needed to complete the operation identified at the DECODE phase
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: FETCH OPERANDS Obtain data from memory, or output registers to ALU inputs EXECUTE Required ALU operation is performed STORE RESULT Memory write or Register store...
View Full Document

This note was uploaded on 01/04/2012 for the course CDA 3103 taught by Professor Normanpestaina during the Fall '11 term at FIU.

Ask a homework question - tutors are online