Instruction Cycle AND

Instruction Cycle AND - INA R IR[8:6 ALU INB(IR[5 sign_ext...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
AND (0101) Instruction Cycle Instruction Fetch MAR PC PC PC + 1 MDR memory[MAR] IR MDR Decode IR[15:12] decoded Decoder output 5 is asserted Evaluate Address n/a Operand Fetch ALU
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: INA R IR[8:6] ALU INB (IR[5] ? sign_ext 16 (IR[4:0]) : R IR[2:0] ) Execute ALU OUT ALU INA and ALU INB Store Result R IR[11:9] ALU OUT...
View Full Document

{[ snackBarMessage ]}

Ask a homework question - tutors are online