Instruction Cycle BR

Instruction Cycle BR - n/a Operand Fetch n/a Execute if (...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
BR (0000) Instruction Cycle Instruction Fetch MAR PC PC PC + 1 MDR memory[MAR] IR MDR Decode IR[15:12] decoded Decoder output 0 is asserted Evaluate Address
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: n/a Operand Fetch n/a Execute if ( (IR[11] && N) || (IR[10] && Z) || (IR[9]&& P) ) PC PC + sign_ext 16 (IR[8:0] ) Store Result n/a...
View Full Document

Ask a homework question - tutors are online