Instruction Cycle JSR

Instruction Cycle JSR - n/a Operand Fetch n/a Execute R7 PC...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
JSR(R) (0100) Instruction Cycle Instruction Fetch MAR PC PC PC + 1 MDR memory[MAR] IR MDR Decode IR[15:12] decoded Decoder output 4 is asserted Evaluate Address
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: n/a Operand Fetch n/a Execute R7 PC; PC (IR[11] ? PC + sign_ext 16 ( IR[10:0] ) : R IR[8:6] ) Store Result n/a...
View Full Document

This note was uploaded on 01/04/2012 for the course CDA 3103 taught by Professor Normanpestaina during the Fall '11 term at FIU.

Ask a homework question - tutors are online