Altera - History of Programmable Logic Robert Blake Vice...

Info icon This preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon
Copyright © 2003 Altera Corporation Robert Blake Vice President, Product Planning History of Programmable Logic
Image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
2 Copyright © 2003 Altera Corporation Altera Founded in 1983 The probabilities are high that someone will produce an electrically alterable logic array ” predicted Bob Hartmann, Paul Newhagen and Michael Magranet in the closing chapters of their 1982 book on the gate array industry They recognized limitations of ASICs and the value of PROGRAMABILITY
Image of page 2
World’s First PLD EP300: 320 Gates, 3-µm CMOS - 10-MHz Performance, 20 I/O Pins - Desktop Programming - “Fixing Design Errors for Free” First Fabless Company History of PLDs - 1984 84 85 87 88 93 86 89 90 91 92 94 95 96 97 98 99 00 01 02 03 83 CMOS PLD $B 0.5 1.0 1.5 2.0 2.5 3.0 First PLD
Image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
History of PLDs: 1985 - 1987 84 85 87 88 93 86 89 90 91 92 94 95 96 97 98 99 00 01 02 03 83 TTL Libraries (74XX) for PLD EP1200 First High-Density PLD EPB1400 First Embedded PLD First PLD TTL LIB EP1200 EPB1400 CMOS PLD $B 0.5 1.0 1.5 2.0 2.5 3.0
Image of page 4
Simple Control Logic History of PLDs: 1988 84 85 87 88 93 86 89 90 91 92 94 95 96 97 98 99 00 01 02 03 83 First PLD Altera IPO March 30, 1988 ALTR Offers 4 Million Shares MAX+PLUS ® Software: First Integrated EDA for PLDs ALTR IPO TTL LIB EP1200 EPB1400 0.5 1.0 1.5 2.0 2.5 3.0 CMOS PLD $B
Image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Simple Control Logic History of PLDs: 1989 84 85 87 88 93 86 89 90 91 92 94 95 96 97 98 99 00 01 02 03 83 First PLD Altera Delivers Hardware Description Language (AHDL) >50% Reduction in Design Entry Time >5,000 Customers TTL LIB EP1200 EPB1400 ALTR IPO AHDL 0.5 1.0 1.5 2.0 2.5 3.0 CMOS PLD $B
Image of page 6
Complex Logic Simple Control Logic History of PLDs: 1990-1991 84 85 87 88 93 86 89 90 91 92 94 95 96 97 98 99 00 01 02 03 83 First PLD TTL LIB EP1200 EPB1400 MAX+PLUS II MAX 7000 ALTR IPO Introduction of MAX ® 7000 – Now World’s Most Popular PLD Ever! MAX+PLUS ® II: First Windows-Based Integrated Tools AHDL 0.5 1.0 1.5 2.0 2.5 3.0 CMOS PLD $B
Image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Complex Logic Simple Control Logic History of PLDs: 1992 84 85 87 88 93 86 89 90 91 92 94 95 96 97 98 99 00 01 02 03 83 First PLD TTL LIB EP1200 EPB1400 FLEX 8000 ACCESS EDA ALTR IPO MAX+PLUS II MAX 7000 AHDL FLEX ® 8000 High-Density/Performance SRAM FPGA - >1M Transistors - Bridging & System Logic Integration ACCESS SM Program - Industry Alliance with EDA Manufacturers Adopted ASIC Design Methodology 0.5 1.0 1.5 2.0 2.5 3.0 CMOS PLD $B
Image of page 8
Complex Logic System Logic Simple Control Logic History of PLDs: 1993-1994 84 85 87 88 93 86 89 90 91 92 94 95 96 97 98 99 00 01 02 03 83 First PLD World’s First Low-Power 3.3-V CPLD MAX 9000 High-Density CPLD - 12,000 Gates, 150-MHz Performance >9,000 Customers Using Products TTL LIB EP1200 EPB1400 7032V MAX 9000 ALTR IPO FLEX 8000 ACCESS EDA MAX+PLUS II MAX 7000 AHDL 0.5 1.0 1.5 2.0 2.5 3.0 CMOS PLD $B
Image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Simple Control Logic SOPC Complex Logic System Logic History of PLDs: 1995 84 85 87 88 93 86 89 90 91 92 94 95 96 97 98 99 00 01 02 03 83 First PLD TTL LIB EP1200 EPB1400 7032V MAX 9000 ALTR IPO FLEX 8000 ACCESS EDA MAX+PLUS II MAX 7000 AHDL World’s First FPGA with Embedded RAM 100K Gates, 0.4 & 0.3 µm >10M Transistors 50-100 MHz Performance First PCI Integration First IP Partner Program 0.5 1.0 1.5 2.0 2.5 3.0 CMOS PLD $B FLEX 10K IP Library FLEX 10K World’s-First FPGA with Embedded RAM
Image of page 10
Complex Logic SOPC System Logic Simple Control Logic History of PLDs: 1996-1998 84 85 87 88 93
Image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 12
This is the end of the preview. Sign up to access the rest of the document.
  • Fall '11
  • Hamilton
  • Logic gate, Programmable logic device, Field-programmable gate array, Altera Corporation, Altera, Lattice Semiconductor

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern