5-F - 1) Delay Analysis (10 pts) Assume 2 ns gate delay for...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
Assume 2ns gate delay for 2-AND. Assume the positive edge-trigged flip-flop delay is T delay FF = 1ns and setup time is also T setupF F = . S 3 + S 2 + A S 1 + S 0 + D-FF S 3 D-FF S 2 D-FF S 1 D-FF S 1 C D E F B What are fnal delays for the following: S + 0 = S 0 = S + 1 = S 1 = S + 2 = S 2 = S + 3 = S 3 = 2
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
(a) For each binary vector below, what does it represent if it is interpreted as a Decimal number in conventional binary form (positive only), a Decimal number in 2’s complement form (positive and negative), an Octal number, and a Hexadecimal number? Decimal conventional 2’s complement Binary form form Octal Hexadecimal 000111 001111 011111 111110 111100 111000 (b) What is the minimum number of bits required to represent the following 2’s complement numbers? -27 num bits = 64 num bits = 3
Background image of page 2
Consider the following incompletely-speciFed Moore machine (“*” indicates don’t cares), and the following state encoding. State table S 1 + S 0 + S 1 S 0 XY =00 01 10 11 F A * B B * 1 B A C C A 1 C * A A * 0 State encoding State S 1 S 0 A 00 B 01 C 10
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 01/09/2012 for the course CSE 140 taught by Professor Rosing during the Spring '06 term at UCSD.

Page1 / 8

5-F - 1) Delay Analysis (10 pts) Assume 2 ns gate delay for...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online