This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: EEL4713 Assignment #2 Spring 2011 Assigned: 1/13/11 Due: 1/21/11 @ 11:59pm Via Sakai Section 1: Setup There is no setup in this assignment. Section 2: Textbook questions Questions from chapter 2: 2.11.4-6, 2.14.1-3, 2.21.1-2 Section 3: Laboratory In Assignment 4 you will be asked to design a basic single cycle microprocessor that supports the MIPS core instruction set (29 instructions) listed on the front of the green reference sheet that came with your book. In this and the next assignment you will be asked to design several components that you will need to accomplish this task. There will be situations in the design process where you will need to select between two 1-bit signals. In order to solve this problem you will design a 1-bit multiplexer (name your VHDL entity “mux1”) that will select between two 1-bit input signals, “in0” and “in1”, depending on the value of a third 1-bit select input signal. This third signal, “Sel”, should cause an output signal, “O”, to take the value of “in0” when Sel=0 or the value of “in1” when Sel=1. Compile, simulate and test your design; turn in the VHDL entity and architecture, and a screen capture of a simulation trace showing the multiplexer’s output for all possible input combinations. Question 3.1: What is the worst-case propagation time from input to output of your 1-bit multiplexer? If you look at the BASIC INSTRUCTION FORMATS section of your green reference sheet you will see that the values rs, rt and rd, each corresponding to 1 of 32 distinct registers, are represented by 5-bit numbers. During the instruction decode process it is sometimes required to select between these 5-bit values. For this reason you will alter your 1-bit multiplexer design to create a new component “mux5” that will select between two 5-bit input signals, “in0” and “in1”, depending on the value of a third 1-bit select input signal. This third signal, “Sel”, should cause an output signal, “O”, to take the value of “in0” when input signal....
View Full Document
This note was uploaded on 01/09/2012 for the course EEL 4713 taught by Professor Staff during the Spring '11 term at University of Florida.
- Spring '11