This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: Electrical, Computer, & Telecommunications Engineering Technology Digital Fundamentals 20072 0618-301 Lab #4 Combinational Logic Design and Modelsim Simulation Educational Objective: The educational objective of this laboratory is to gain experience in the design, implementation, and trouble shooting of combinational logic circuits with multiple outputs and to introduce schematic simulation using Modelsim. Pre-Laboratory: 1. Review sections 4.1, 4.2 and 4.5 in the textbook 2. The block diagram below represents a circuit that takes two 2-bit binary numbers represented by X 1 X and Y 1 Y and outputs a 4-bit binary number Z 3 Z 2 Z 1 Z that is equal to the arithmetic product of the two input numbers. For example: when X 1 X = 10 (2) and Y 1 Y 0 = 11 (3) then Z 3 Z 2 Z 1 Z = 0110 (6) 3. Complete the truth table for the Multiplier Circuit. It will have 4 inputs and 4 outputs. 4. Create a k-map for each of the outputs and generated the minimized equation for each. 5. Use the XILINX ISE tool to generate your schematic for the Multiplier Circuit. 6. Submit the following in your prelab at the START of lab: A cover page Your completed truth table You k-maps and equations Your XILINX schematic 7. For your reference:...
View Full Document