This preview shows pages 1–2. Sign up to view the full content.
This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: University of California, Berkeley Fall 2011 EECS 142 Prof. A. Niknejad Problem Set 6 Due October 18, 2011 v o V CC Q 1 Q 2 Q 3 Q 4 Q 5 R Q C B R B R L C L v i IS = 1fA BF = 150 V AF = 20V ISE = 300fA NE = 2 BR = 5 NR = 1 V AR = 2V ISC = 200fA NC = 1 RB = 1 RE = . 1 RC = 3 CJE = 80fF V JE = . 6V MJE = . 27 TF = 4 . 4ps CJC = 40fF V JC = . 3V 1. Design the circuit (specify R Q and R L ) to achieve the maximum possible voltage gain while achieving an output swing of at least 1V (zero-to-peak) and a bandwidth of 1GHz. The supply voltage V CC = 3V and the load is a C L = 200fF capacitor. Assume the amplifier is driven by an ideal voltage source. (a) If an input voltage is applied at v i , it consists of both differential and common-mode components. Calculate the voltage gain for a common mode signal and the common-mode rejection ratio ( CMRR ). (b) Derive the large signal input/output relationship for low-frequency signals. For simplicity, assume the input signal is truly differential. Plot the input/outputsimplicity, assume the input signal is truly differential....
View Full Document
This note was uploaded on 01/12/2012 for the course EECS 142 taught by Professor Ee142 during the Fall '04 term at University of California, Berkeley.
- Fall '04