# lecture 43 - 1 1 Summary of Lecture #43 12/08/2010 Hybrid...

This preview shows pages 1–2. Sign up to view the full content.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 1 1 Summary of Lecture #43 12/08/2010 Hybrid parameters, [H] and h ij (s) Two-dependent source equivalent circuit Terminated two port circuits Z in , Y out , voltage gain and current gain Examples Transmission parameters, [T] and t ij (s) Terminated two port circuits Z in , Z out , voltage gain and current gain Examples Interconnect of two ports 2 Two-port circuits [Y] [Z] [H] [T] = 2 1 22 21 12 11 2 1 I I z z z z V V = 2 1 22 21 12 11 2 1 V V y y y y I I = 2 1 22 21 12 11 2 1 V I h h h h I V - = 2 2 22 21 12 11 1 1 I V t t t t I V S h 11 in , h 22 in S h 12 and h 21 are dimensionless. t 12 in , t 21 in S t 11 and t 22 are dimensionless. [Z]- 1 = [Y] 3 Meaning of open-circuited impedance parameters z 11 : input impedance at port 1 with port 2 opened z 21 : transfer impedance with port 2 opened z 22 : input impedance at port 2 with port 1 opened z 12 : transfer impedance with port 1 opened = 2 1 22 21 12 11 2 1 I I z z z z V V I 1 2 21 I 1 1 11 2 2 I V z , I V z = = = = I 2 1 12 I 2 2 22 1 1 I V z , I V z = = = = [z] I 1 V 1 +- +- V 2 z 11 [z] I 2 +- V 2 z 22 V 1 +- [z] I 1 I 2 V 1 +- +- V 2 4 Meaning of short-circuited admittance parameters y 11 : input admittance at port 1 with port 2 shorted y 21 : transfer admittance with port 2 shorted y 22 : input admittance at port 2 with port 1 shorted y 12 : transfer admittance with port 1 shorted = 2 1 22 21 12 11 2 1 V V y y y y I I [y] I 1 I 2 V 1 +- +- V 2 [y] I 1 I 2 V 1 +- y 11 [y] I 1 I 2 +- V 2 y 22 V 1 2 21 V 1 1 11 2 2 V I y , V I y = = = = V 2 1 12 V 2 2 22 1 1 V I y , V I y = = = = 5 Terminated two-port circuits where immi ttance stands for im pedance or ad mi ttance, and ij stands for z ij , y ij or h ij . . immit source . immit Output . immit load . immit Input 11 21 12 22 22 21 12 11 + - = + - = ] H [ or ] Z [ ], Y [ [Z], [Y] and [H] only, not [T] ....
View Full Document

## This document was uploaded on 01/13/2012.

### Page1 / 6

lecture 43 - 1 1 Summary of Lecture #43 12/08/2010 Hybrid...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online