ex2_no_sol_s09 - EEL3701 — Dr Gugel Last Name First...

Info icon This preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
Image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 2
Image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 4
Image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 6
Image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 8
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: EEL3701 — Dr. Gugel Last Name First Spring 2009 Exam II UF |D# - Open book and open notes, 90-minute examination to be done in pencil. - No electronic devices are permitted except for calculators. . - All work and solutions are to be written on the exam where appropriate. 1 Point System (for instructor and TA use only) Page 2) 14 points Page 3) 15 points i Page 4) 22 points Page 5) 10 points Page 6) 15 points Page 7) 15 points Page 8) 11 points TOTAL out of 102 Grade Review information: (NOTE: deadline of request for grade review is the day the exam is returned.) Given the following voltage and current specifications, answer the questions below. 74FCTxx Devices 74ABTxx Devices .31 Ive _____Max rm Dug ___Max VOH - 2.5V - — 2.9V - VIH - 2.0V - — 2.1V - VOL - 0.5V - - 0.3V - V.L — 0.8V - — 1 .0V - IOH -33mA -35mA -37mA -28mA —30mA —32mA IIH 90uA 100uA 120uA 75uA 79uA 83uA IOL 38mA 40mA 42mA 30mA 32mA 34mA llL -110uA -120uA -130uA -80uA -83uA -86uA 1. Assuming that a student connects the output of a 74FCTOO NAND gate to a 74ABT04 Inverter, what is the expected noise margin for the circuit? (4 pt.) Show all work/equations below. 2. Assuming the same circuit as above, what is the worst case fan-out for the circuit? (4 pt.) Show all work/equations below for partial credit purposes. 3. If the student ties one of the NAND gate inputs to Ground, is the output of the NAND gate sourcing or sinking current? (2 pt.) 4. Given a 500 KHz, 25% Duty Cycle, clock made from a 74FCTxx device, sketch two periods of the expected waveform below. Use the FCT voltage specs above when sketching the waveform. (4 pt.) 3V 2V 1V Page 2 Page Score = 1 uSec 2 uSec 3 uSec 4 uSec Given the following ASM Diagram and additional hardware, answer the questions that follow. The ASM has the following information. States: SO-SZ Inputs: X.L, Y.H Outputs: CLR1.L, CLR2.L, SET.L Additional Hardware Added to the Algorithmic State Machine SET.L -SET1 (Async) D Q CLK -CLR1 (Async) +5V OUTLH +5V CLR1.L Note: SET1 & CLR1 are Asynchronous. SET.L -SET2 (Sync) D Q CLK -CLR2 (Sync) +5V OUT2.H +5V CLR2.L Note: SET2 & CLR2 are Synchronous. 5. Complete the Logic timing diagram below. (15 pt.) Page Score = 6. Using the ASM diagram in #5, answer the following questions. Create a functional block diagram for the algorithmic state machine assuming that you have available one D flip-flop and one JK flip- flop. (4 pt.) Use the JK flip-flop for the least significant bit of the counter (ASM state variable). i i l l l l l l l r i l l l l 7. Fill out the next state logic table for the design. Use don’t cares (X) to keep the table as short as possible. (12 pt.) X Y Q1 QO 01+ 00+ D J K SET CLR1CLR2 8. Assuming that we have any gates available, show the circuitry required to create the D input on the D flip-flop, the J input on the JK flip-flop and CLR1.L (6 pt.). Page 4 Page Score = 9. In #7, assume that the next state table will be implemented with a 4K x 8 ROM as follows: A3 = X.L, A2 = Y.L, A1 = Q1 .H, A0 = OCH, D5 = D.H (flip-flop input), D4 = J.H (flip-flop input), D3 = K.H (flip-flop input), D2 = SET.L, D1 = CLR1.L, D0 = CLR2.L, D7:D6 are not connected and all remaining address lines are tied high. Show the address & contents for the lowest 8 memory locations that need to be programmed for the design. Assume ‘don’t cares’ in your next state table are programmed as zeros. (10 pt.) ADDR Hex DATA Hex Page 5 Page Score = 10. You are given a 1K Hz clock. Design a system to produce a periodic (repeating) signal called OUT that is high for 3 msec and low for 1 msec. Show all the circuitry required to generate OUT. Show all work on this page for partial credit. Assume you will use your CPLD to create OUT. (15 pt.) Page 6 Page Score = l l l 'i e t z 11. We would like to create a fire alarm system thathas the following characteristics: A key switch, KEY.H, is used to turn the alarm on (True) or off (False). A fire sensor that is placed in the room ceiling that senses when SMOKE.H is present (True) or no smoke is present (False). A loud siren, SIREN.H, that when set true makes a hell of a racket and when false no sound at all. A signal WATER.H to turn the water sprayers in the ceiling on (true) or off (false). Draw the ASM diagram below to realize this system. a. Assume that a 5 minute clock is being used for the system. b. When the system is first powered up, do nothing for 5 minutes and then check KEY and SMOKE. c. If the KEY is not true, then do nothing. If KEY is true and SMOKE is false, do nothing. d. However if SMOKE is detected, with KEY true, immediately turn on the SIREN and WATER and keep them on for as long as SMOKE and KEY are true. e. Also when SMOKE is detected: - WATER must be kept on for at least five minutes even if SMOKE goes false. - After 5 min. of WATER, if SMOKE goes false, WATER should be shut off. - The SIREN should stay on forever even if SMOKE goes false. - When SIREN is activated, it can be turned off (immediately) by turning the key off (false). - When the WATER is activated, it can only be turned off only after at least 5 min. of spray by either SMOKE going false or KEY going false. The best solution will receive the highest pts. (15) Hint: Optimize for the above functionality and not the number of states. Page 7 Page Score = 12. We would like to build a 64K x 16 block of SRAM but we only have 32K x 8 SRAMs available. Assuming that the 64K x 16 block of SRAM will have a —CE, -OE, RI-W and the required address & data bits, show the connections and memory chips below to realize the block. Label all signals and show all decode circuits required for the —CEs found in the 32K x 8 SRAMs. (8 pt.) 13. Assume the 64K x 16 block of SRAM will connect to a microprocessor with a 20 bit address bus and 16 bit data bus. If the 64K x 16 block is placed in the highest 64K of the microprocessor’s memory map, what is the address range for the 64K block of SRAM in the microprocessor’s memory map? (2 pt.) Hex to Hex 14. How many words are there in a 64K x 16 block of SRAM? How many bytes are there in the 64K x 16 block of SRAM? (1 pt.) Page 8 Page Score = ...
View Full Document

{[ snackBarMessage ]}

What students are saying

  • Left Quote Icon

    As a current student on this bumpy collegiate pathway, I stumbled upon Course Hero, where I can find study resources for nearly all my courses, get online help from tutors 24/7, and even share my old projects, papers, and lecture notes with other students.

    Student Picture

    Kiran Temple University Fox School of Business ‘17, Course Hero Intern

  • Left Quote Icon

    I cannot even describe how much Course Hero helped me this summer. It’s truly become something I can always rely on and help me. In the end, I was not only able to survive summer classes, but I was able to thrive thanks to Course Hero.

    Student Picture

    Dana University of Pennsylvania ‘17, Course Hero Intern

  • Left Quote Icon

    The ability to access any university’s resources through Course Hero proved invaluable in my case. I was behind on Tulane coursework and actually used UCLA’s materials to help me move forward and get everything together on time.

    Student Picture

    Jill Tulane University ‘16, Course Hero Intern