{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

FinalFall2009_594BB

# FinalFall2009_594BB - University of California Santa...

This preview shows pages 1–5. Sign up to view the full content.

University of California, Santa Barbara Department of Electrical & Computer Engineering CMOS VLSI for Computer Engineering 194BB/594BB Professor Theogarajan Final Exam, December 4, 2009 Name: This is open book and open notes exam. For all questions make reasonable approximations. Unless otherwise specified ignore body effect. All necessary formulas and values are given at the end of the exam for your convenience. GOOD LUCK! Answer the questions in the spaces provided on the question sheets. If you run out of room for an answer, continue on the back of the page. Question Points Score 1 45 2 10 3 45 Total: 100

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
ECE 194BB/594BB Final Exam December 4, 2009 1. Question 1: 45points Consider the circuit shown in figure 1 which is a clock generator block used to double the clock frequency in the Pentium 4 microprocessor. Figure 1: Question 1 (a) (7 points) How does the circuit double the clock frequqency?
ECE 194BB/594BB Final Exam (Continued) December 4, 2009 (b) (8 points) Can you draw a logic-gate level version of this circuit? Page 2 of 21

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
ECE 194BB/594BB Final Exam (Continued) December 4, 2009 (c) (10 points) Size the original circuit such that it can drive a 20pF load. The output clock has to have a pulse width of 180ps and the input clock frequency is 1.2GHz. Given Req n = 2 . 69 k Ω ˙ μm , Req p = 6 . 51 k Ω ˙ μm , C dn = 2 . 3 fF/μm , C gsn = 1 . 5 fF/μm , C dp = 2 . 3 fF/μm and C gsp = 1 . 5 fF/μm . Make reasonable assumptions about rise and fall times.
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}