debugdemo - Debugging Demo January 24, 2010 In order to...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Debugging Demo January 24, 2010 In order to complete the TOW lab in a timely manner a working knowledge of how to debug a circuit is necessary. By now you should be familiar with what a test bench is. If you do not have a good understanding of what a test bench is and how it works please read through the section of the course notes that covers test benches. 1 Test circuit The circuit that will be debugged is extremely simple, it is the finite state machine given in Figure 1. The FSM has two inputs which are stimulus and Reset. Reset is 1 bit, when it is high the circuit goes to the reset state. Stimulus is 4 bits, this signal controls the switching of states. The output is status which is 2 bits and will allow you to see what state you are in. Figure 1: State diagram for fsm 2 The Test Bench Being able to write a good test bench is the most important part when debugging a circuit. The test bench should test all cases for the circuit and alert you when an error occurs. The 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 01/18/2012 for the course SYSC SYSC3006 taught by Professor G.wainer during the Fall '11 term at Carleton CA.

Page1 / 3

debugdemo - Debugging Demo January 24, 2010 In order to...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online