Topic 5 - IO, Addressing Modes

Topic 5 - IO, Addressing Modes - Computer Architecture I/O...

Info iconThis preview shows pages 1–11. Sign up to view the full content.

View Full Document Right Arrow Icon
Computer  Architecture Addressing  Modes Reading:  Sections 2.9- 2.10
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
A Glance at the Schedule What’s coming in… What’s going out…
Background image of page 2
Outline  Addressing modes Jump and branch instructions
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
“If you're not failing every now and again, it's a  sign you're not doing anything very innovative.” W. Allen
Background image of page 4
Addressing Modes
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Immediate addressing Operand is a  constant within the  instruction itself Example: ori addi subi
Background image of page 6
Register addressing Operand is a register Example: jr CAT #1
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Base or displacement  addressing Operand is at the  memory location  whose address is the  sum of a register and  a constant in the  instruction Example: lw sw CAT #2
Background image of page 8
PC-relative addressing Branch address is  the sum of the PC  and a constant in the  instruction Example: beq bne CAT #3
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Pseudo-direct addressing Jump address is 
Background image of page 10
Image of page 11
This is the end of the preview. Sign up to access the rest of the document.

This document was uploaded on 01/20/2012.

Page1 / 16

Topic 5 - IO, Addressing Modes - Computer Architecture I/O...

This preview shows document pages 1 - 11. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online