EE2731_Lab1report

EE2731_Lab1report - Heath J LeBlanc Mariel Losso 9/20/05 EE...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Heath J LeBlanc Mariel Losso 9/20/05 EE 2731 Section 3, Group 5 Experiment 1 - Combinational Logic Circuits Dual 2-Bit Comparator Circuit Part A: Design and build a combinational logic circuit with 4 inputs and 3 outputs that compares two 2-bit numbers, labeled X 1 , X , and Y 1 , Y . The outputs are labeled X>Y, X=Y, and X<Y. Use AND, OR, and NOT gates. Digital Inputs: Data Inputs: X 1 , X , Y 1 , and Y from switches Select Lines: None. Clock: None. Digital Output: X>Y, X=Y, and X<Y Truth Table: X 1 X Y 1 Y X > Y X = Y X < Y 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Karnaugh Maps: X 1 X Y 1 Y 00 01 11 10 00 1 1 1 01 1 1 11 10 1 Map for X>Y X 1 X Y 1 Y 00 01 11 10 00 1 01 1 11 1 10 1 Map for X=Y X 1 X Y 1 Y 00 01 11 10 00 01 1 11 1 1 1 10 1 1 Map for X<Y Equations: (X>Y) = X X 1 Y Y 1 + X Y Y 1 + X 1 Y 1 (X=Y) = X X 1 Y Y 1 + X X 1 Y Y 1 + X X 1 Y Y 1 + X X 1 Y Y 1 (X<Y) = X 1 Y 1 + X X...
View Full Document

This note was uploaded on 01/23/2012 for the course EE 2731 taught by Professor Audiferred during the Fall '11 term at LSU.

Page1 / 5

EE2731_Lab1report - Heath J LeBlanc Mariel Losso 9/20/05 EE...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online