EE2751_Lab3report

EE2751_Lab3report - Heath J LeBlanc Mariel Losso 10/11/05...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
Heath J LeBlanc Mariel Losso 10/11/05 EE 2731 Section 3, Group 5 Experiment 3 - Boolean Function Realization using Decoders and Multiplexers
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Three input Majority Logic Circuit Part 1: 2b) Design and build a 3-input majority logic circuit using one 8 to1 multiplexer. Digital Inputs: Data Inputs: Minterms and maxterms from M=∑ C,B,A ( 3,5,6,7) Select Lines: C, B, and A from switches Clock: None. Digital Output: M Truth Table: C B A M 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 1 1 1 0 1 1 1 1 1 Since C, B, and A are the select lines which determine the minterm or maxterm of M, the function can be expressed using an 8 to 1 mux by grounding all of the maxterms and pulling up all of the minterms to Vcc using a pull up resistor. This leads to the following design. (Note: we used a 10 kΩ resistor for the pull up resistor).
Background image of page 2
Logic Diagram: Control Inputs: None. Power Inputs: Supply Pin#16 Chip# 74LS151 Ground Pin#8 Chip# 74LS151 Part 2: 2c) Design and build a 3-input majority logic circuit using one 4 to1 multiplexer and a
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 01/23/2012 for the course EE 2731 taught by Professor Audiferred during the Fall '11 term at LSU.

Page1 / 6

EE2751_Lab3report - Heath J LeBlanc Mariel Losso 10/11/05...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online