Lab Report 2

Lab Report 2 - EN B A Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 1 1 1 1 1 1 1...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
Jonathan Bollinger Randall Robert Experiment 2 – Decoders, Multiplexers, and Demultiplexers Part A: Digital Inputs: A) Data Inputs: D0, D1, D2, D3 B) Select Lines: EN, A, B C) Clock: n/a Digital Output: Y EN B A Y 0 X X 0 1 0 0 I0 1 0 1 I1 1 1 0 I2 1 1 1 I3 Logic Diagram: A1B A1C U4A I3 I2 I1 IO 1 Out1 1 EN 1 A 1 B 1 D0 1 D1 1 D2 1 D3 1
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Timing Diagram: Lab 2a-Trace 0 14 28 42 56 70 84 98 112 126 Out1 0 1 EN 0 1 a 0 1 B 0 1 D0 0 1 D1 0 1 D2 0 1 D3 0 1 ? X Control Inputs: None In this circuit one 74ls04, and three 74ls20’s were used. Power Inputs: Supply Pin# 14 Chip# 74ls04, 74ls20 Ground Pin# 7 Chip# 74ls04, 74ls20 Part B: Digital Inputs: A) Data inputs: n/a B) Select lines: EN’, B, A C) Clock: n/a Digital Outputs: Y0’, Y1’, Y2’, Y3’ EN’ B A Y0’ Y1’ Y2’ Y3’ 1 X X 1 1 1 1 0 0 0 0 1 1 1 0 0 1 1 0 1 1 0 1 0 1 1 0 1 0 1 1 1 1 1 0 2
Background image of page 2
Logic Diagram: U1A U1B U1C U2A 1 Y0 1 Y1 0 Y2 1 Y3 0 A 1 B 0 EN' AL BL ENL Timing Diagram: Lab 2b-Trace 0 1 2 3 4 5 6 7 8 Y0 0 1 Y1 0 1 Y2 0 1 Y3 0 1 A 0 1 B 0 1 EN' 0 1 ? X ? S ? X ? S Control Inputs: None In this circuit one 74ls04, and two 74ls10’s were used. Power Inputs: Supply Pin# 14 Chip# 74ls04, 74ls10 Ground Pin# 7 Chip# 74ls04, 74ls10 3
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Part C: Digital Inputs: D) Data inputs: n/a E) Select lines: EN’, B, A F) Clock: n/a Digital Outputs: Y0’, Y1’, Y2’, Y3’, Y4’, Y5’, Y6’, Y7’
Background image of page 4
Background image of page 5
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: EN B A Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Logic Diagram: 4 U1 U2 U3 U4 1 Y0 1 Y1 1 Y2 1 Y3 1 A 1 B 1 EN U5 U6 U7 74ls139 1 2 en 1 2 3 x/y 1 Y4 1 Y5 1 Y6 Y7 Timing Diagram: DigCircuit2-Trace 1 1 2 2 3 3 4 4 5 6 6 7 7 8 8 EN 1 B 1 A 1 Y0 1 Y1 1 Y2 1 Y3 1 Y4 1 Y5 1 Y6 1 Y7 1 ? X ? X ? X ? X ? X S ? X S ? X S ? X S Control Inputs: None In this circuit one 74ls04, one 74ls139 and two 74ls10s were used. Power Inputs: Supply Pin# 14 Chip# 74ls04, 74ls10 Pin# 16 Chip# 74ls139 Ground Pin# 7 Chip# 74ls04, 74ls10 Pin# 8 Chip# 74ls139 5...
View Full Document

This note was uploaded on 01/23/2012 for the course EE 2731 taught by Professor Audiferred during the Fall '11 term at LSU.

Page1 / 5

Lab Report 2 - EN B A Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 1 1 1 1 1 1 1...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online