This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: minimize the number of NAND gates in your design. 6. (a) Construct the truth table for the following circuit. (b) Write the logic expression for circuit shown in (a). (c) Convert the truth table in (a) into K-map and find all PIs and EPIs....
View Full Document
This note was uploaded on 01/24/2012 for the course EE M16 taught by Professor Cabric during the Fall '08 term at UCLA.
- Fall '08