M16_2_EEM16_F08_L03

M16_2_EEM16_F08_L03 - EEM16/CSM51A Logic Design of Digital...

Info iconThis preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon
EEM16/CSM51A: Logic Design of Digital Systems Lecture #3 Binary Specification of Combinational System Prof. Danijela Cabric Fall 2008
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Agenda ± Gray code and weighted codes ± Binary Level Specification ± Switching Functions and Expressions ± Sum of products and sum of minterms ± Product of sums and product of maxterms 2
Background image of page 2
High level and Binary level Specifications ± High level: system is described by a function on finite sets, z = F(x) ± Binary level: all variables are binary, i.e. & {0, 1} z b = F b (x b ) ± where z b and x b are vectors of binary variables and, F
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 4
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 6
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 8
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 10
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 12
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 01/24/2012 for the course EE M16 taught by Professor Cabric during the Fall '08 term at UCLA.

Page1 / 12

M16_2_EEM16_F08_L03 - EEM16/CSM51A Logic Design of Digital...

This preview shows document pages 1 - 12. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online