M16_2_EEM16_F08_L10

M16_2_EEM16_F08_L10 - EEM16/CSM51A:...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
EEM16/CSM51A: Logic Design of Digital Systems Lecture #10 Ch 7: Sequential Systems Specifications Prof. Danijela Cabric Fall 2008
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Announcements ± HW#4 : Disregard part c) in Problem 1 2
Background image of page 2
Agenda ± Synchronous sequential systems ± Mealy and Moore machines ± Time behavior ± State minimization 3
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Definition ± A type of logic circuit whose output depends not only on the present input but also on the history of the input ± By contrast, in combinational logic output is a function of, and only of, the present input ± In other words, sequential logic has storage or memory while combinational logic does not ± Most practical computer circuits are a mixture of combinational and sequential logic 4
Background image of page 4
Clock ± Clock Period: time interval between pulses ± 10 ns in the above signal ± Clock Frequency: 1/period ± 1 / 10 ns = 100 MHz in the above signal ± High and Low durations may not be the same 5
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Synchronous and Asynchronous Systems ± In synchronous systems, the signals may be represented as a
Background image of page 6
Image of page 7
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 42

M16_2_EEM16_F08_L10 - EEM16/CSM51A:...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online