M16_2_EEM16_F08_L11

M16_2_EEM16_F08_L11 - EEM16/CSM51A Lecture#11 Ch7:...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
EEM16/CSM51A: Logic Design of Digital Systems Lecture #11 Ch 7: Sequential Systems Specifications Ch 8: Sequential Networks Prof. Danijela Cabric Fall 2008
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Announcements ± HW#4 : Due Nov. 6 in class ± Make up lecture on Friday Nov. 21, time TBA ± In order to inform me about the time slot that works for you, please fill out the survey at: http://www.doodle.com/participation.html?pollId=wd5afm xdsiz2xset 2
Background image of page 2
Agenda ± Review: Mealy and Moore machines ± State minimization ± Canonical form of sequential networks ± Latches and edge triggered cells, D flip flop 3
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Definition ± A type of logic circuit whose output depends not only on the present input but also on the history of the input ± By contrast, in combinational logic output is a function of, and only of, the present input ± In other words, sequential logic has storage or memory while combinational logic does not ± Most practical computer circuits are a mixture of combinational and sequential logic 4
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 01/24/2012 for the course EE M16 taught by Professor Cabric during the Fall '08 term at UCLA.

Page1 / 44

M16_2_EEM16_F08_L11 - EEM16/CSM51A Lecture#11 Ch7:...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online