This preview has intentionally blurred sections. Sign up to view the full version.
View Full Document
Unformatted text preview: Apply the necessary logic to the input of a JK flipflop such that it behaves like a D flipflop. 4. Show how to implement a T flipflop starting with a D flipflop. Apply the necessary logic to the input of a D flipflop such that it behaves like a T flipflop. 5. a) Using only JK Flipflops and NAND gates from the table below, design a sequential network that outputs 1 if at least 4 of the last 7 input bits were 1. Otherwise the output is 0. You should optimize your circuit to minimize the numbers of flipflops and gates used. You must show details of how you designed and optimized the sequential network to get any credit. b) What is the fastest clock frequency that your circuit can operate at? Use data from tables below. 6. Obtain the state diagram of the sequential network show below....
View
Full
Document
This note was uploaded on 01/24/2012 for the course EE M16 taught by Professor Cabric during the Fall '08 term at UCLA.
 Fall '08
 CABRIC
 Electrical Engineering

Click to edit the document details