{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

HW6_Solved

# HW6_Solved - EECS 170D Homework#6 Due in class Tuesday...

This preview shows pages 1–2. Sign up to view the full content.

EECS 170D Homework #6 Due in class Tuesday December 4 th , 2007 Solution to Problem1: Solution to Problem 2: A dynamic logic gate is shown above. During the pre-charge phase ( φ = 0) output F is charged to VDD and it is given that A = B = C = D = 0V. During the evaluate phase ( φ =0), any of these inputs may or may not change. a) What is the worst-case combination of input transitions in terms of charge sharing? That is, what input combination will corrupt F the most when the output is supposed to remain high? Solution: The worst case is when A and C both transition from 0 to 1 and parasitic capacitances at both internal nodes share charge from the output node. b) For the worst-case identified in part (a), what is the final voltage at node F? Use VDD = 1.5V, NMOS model VTH0 = 0.5V, γ = 0.4V, 2 φ F = 0.6V, assume that Cdb =Csb = 1fF for all transistors and ignore gate capacitance. Solution: Assume that F doesn’t change much, so that transistors A and C remain in saturation until they cut off when the internal nodes reach VDD-VTH. In this case the internal nodes are charged to some voltage Vx determined by: EECS170D Fall 07

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

### Page1 / 2

HW6_Solved - EECS 170D Homework#6 Due in class Tuesday...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online