{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

ch11-serial16550_new-sh

ch11-serial16550_new-sh - Serial interface 16550 UART EE...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
Serial interface — 16550 UART EE 3750 Registers, Initialization, and Use with Program- Controlled I/O Figures from http://www. csee . umbc .edu/~plusquel/310/slides/8086_IO4.html 2 Recall: format for asynchronous serial data
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
figure from National Semiconductor (1995) 3 4 Addressing A0, A1, and A2: Select an internal register for programming and data transfer 000 : DLAB = 0 —Receiver buffer (read) and transmitter holding (write); DLAB = 1 — divisor latch, low byte 001 : DLAB = 0 — Interrupt enable; DLAB = 1 — divisor latch, high byte 010 : Interrupt identification (read) and FIFO control (write) 011 : Line control 100 : Modem control 101 : Line status 110 : Modem status 111 : Scratch Note: DLAB = divisor latch access bit (bit 7 of line control register)
Background image of page 2
5 Initialization steps, line control To initialize 16550 in a basic mode (no DMA, no interrupts): Program baud rate Program line control (# data bits, stop bits, parity) Reset, enable transmitter and receiver FIFO Contents of line control register: 6 Baud rate
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.
  • Fall '08
  • DeSouza
  • Central processing unit, Serial communication, Asynchronous serial communication, Stop bit, Universal asynchronous receiver/transmitter

{[ snackBarMessage ]}