{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

test #1 spring 2002

# test #1 spring 2002 - β F = 50 5 Compute the power...

This preview shows pages 1–5. Sign up to view the full content.

Name:_________________________________________ EE 3220 Test #  1 Spring  2002 SSN:__________________________________________  DO NOT WRITE ON THE BACK OF THESE PAGES. 1.) Perform the DC bias analysis for the circuit below.  (Find all node voltages and  currents).  What is the power absorbed by the transistor? 2.) Draw the complete small signal model for the circuit below and derive the gain  v o /v s . Assume C E  and C S  have negligible impedances in the small signal model.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
3.) For the circuit below, what is the largest voltage that will still have the transistor  operating in the constant current region 4.) Choose a value for R C  that will bias the transistor approximately half way  between saturation and cutoff.  Assume V SAT  is 0.2 V and

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: β F = 50. 5.) Compute the power delivered to the load for this cascaded amplifier network. How could the power delivered be improved further? 6.) What are the advantages and disadvantages of adding a resistor to the emitter of a BJT amplifier? 7.) Why is using a bypass capacitor across the emitter resistor in a single BJT amplifier not a viable IC solution? 8.) What uncontrollable factors affect β F of a BJT? 9.) Find the output swing range for the differential amplifier. (You will need to solve for I O first.) 10.) Approximate the single ended differential and common mode gain at output 1 (A dm-se1 and A cm-se1 ) for the differential amplifier circuit of problem # 9....
View Full Document

{[ snackBarMessage ]}