ece546fall11_01

ece546fall11_01 - CE 546 CE 546 ECE 546 ECE 546 VLSI...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: CE 546 CE 546 ECE 546 ECE 546 VLSI Systems Design VLSI Systems Design Fall Fall 2011 2011 W. Rhett Davis W. Rhett Davis NC State University NC State University ith significant material from ith significant material from abaey abaey handrakasan handrakasan and and ikoli ikoli Slide 1 W. Rhett Davis NC State University ECE 546 Fall 2011 with significant material from with significant material from Rabaey Rabaey, , Chandrakasan Chandrakasan, and , and Nikoli Nikoli Announcements HW#1 Due in 12 Days Slide 2 W. Rhett Davis NC State University ECE 546 Fall 2011 Todays Lecture ourse Introduction Course Introduction Syllabus Transistor Models (3.3) Slide 3 W. Rhett Davis NC State University ECE 546 Fall 2011 ECE 546: A Course in Building Stuff MCU ROM Gates TL) DSP Cellular Phone Baseband SOC (RTL) RAM hat level of abstraction will we use? Source: Mike McMahon, Texas Instruments Slide 4 W. Rhett Davis NC State University ECE 546 Fall 2011 What level of abstraction will we use? Our View of the World No Register-Transfer Level (RTL) Verilog No Synthesis Tools These are covered in ECE 520 (ASIC Design) Slide 5 W. Rhett Davis NC State University ECE 546 Fall 2011 OK, so, we can build stuff, but how do we build stuff well ? Moores Law In the early 1960s, Gordon Moore of Intel recognized that manufacturing capability had been increasing exponentially, with a doubling of the maximum number of transistors on a chip every 18 months. conomic Law Economic Law Tells us how to make semiconductors profitable Gives manufacturers a steadily moving target for yield and feature sizes Gives chip designers a steadily moving target for the complexity of their integrated systems Slide 6 W. Rhett Davis NC State University ECE 546 Fall 2011 40 Years of Moores Law Transistors Transistors Per Die Per Die 8 56M 56M (This trend continues today) entium entium Pentium Pentium III III 10 10 10 10 7 6 16M 16M 4M 4M 64M 64M Memory Memory Microprocessor Microprocessor 256M 256M Pentium Pentium II II 10 10 10 10 5 4 4K 4K 16K 16K 64K 64K 256K 256K 1M 1M 0286 0286 i386 i386 i486 i486 Pentium Pentium Pentium Pentium Pro Pro 10 10 10 10 3 2 1K 1K 4004 4004 8080 8080 8086 8086 80286 80286 10 10 10 10 1 Slide 7 W. Rhett Davis NC State University ECE 546 Fall 2011 70 73 76 79 82 85 88 91 94 '97 2000 10 10 Source: Intel Source: Intel Chips Got Faster! 0,000 ow fast can they 10,000 Frequency doubles each generation How fast can they get? hen will Moores 1,000 Mhz Pentium II proc proc Pentium III When will Moore s Law end? Problems 100 i486 Pentium Pentium Pro proc proc Power Dissipation Rising NRE Costs 10 i386 Lithography / Masks Design Effort Slide 8 W. Rhett Davis NC State University ECE 546 Fall 2011 Source: Intel Power Dissipation...
View Full Document

Page1 / 46

ece546fall11_01 - CE 546 CE 546 ECE 546 ECE 546 VLSI...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online