ece546fall11_08

ece546fall11_08 - ECE ECE 546 - VLSI Systems Design Lecture...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 546 ECE 546 - VLSI Systems Design VLSI Systems Design ecture tick Diagrams Lecture Lecture 8: : Stick Diagrams, Stick Diagrams, Sizing Complementary Gates Fall Fall 2011 2011 W. Rhett Davis NC State University ith significant material from ith significant material from abaey abaey handrakasan handrakasan and and ikoli ć Slide 1 © W. Rhett Davis NC State University ECE 546 Fall 2011 with significant material from with significant material from Rabaey Rabaey, , Chandrakasan Chandrakasan, and , and Nikoli Nikoli
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Announcements HW#3 Due Today HW#4 Due in 1 week Slide 2 © W. Rhett Davis NC State University ECE 546 Fall 2011
Background image of page 2
Summary of Last Lecture How do you extract the resistance of a wire om a layout? from a layout? hat kind of circuit model would you use for a What kind of circuit model would you use for a wire? How do you compute delay using this model? When computing the propagation delay of a complex Complementary CMOS gate, how do ou build the RC tree? Slide 3 © W. Rhett Davis NC State University ECE 546 Fall 2011 you build the RC tree?
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Review of Last Lecture omplementary CMOS Complementary CMOS » Pull-up Network (PUN) must be the complement (or “dual”) of the Pull- Down Network (PDN) utput never pulled » Output never pulled in 2 directions Slide 4 © W. Rhett Davis NC State University ECE 546 Fall 2011
Background image of page 4
Review of Last Lecture Apply De-Morgan’s Theorem to help find DN and PUN PDN and PUN DD D A Vout VDD C A BC out D B Vout Slide 5 © W. Rhett Davis NC State University ECE 546 Fall 2011   C B A D F   C B A D
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Today’s Lecture tick Diagrams & Euler Paths Stick Diagrams & Euler Paths (Appendix D) Sizing Complementary CMOS Gates (6.2.1) Slide 6 © W. Rhett Davis NC State University ECE 546 Fall 2011
Background image of page 6
Finding the PUN Use a Logic Diagram to find the DUAL Start by drawing PDN: » Draw the nodes first… Slide 7 © W. Rhett Davis NC State University ECE 546 Fall 2011
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Finding the PUN » …then draw the edges (transistors): Slide 8 © W. Rhett Davis NC State University ECE 546 Fall 2011
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 31

ece546fall11_08 - ECE ECE 546 - VLSI Systems Design Lecture...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online