ece546fall11_10

ece546fall11_10 - ECE ECE 546 - VLSI Systems Design Lecture...

Info iconThis preview shows pages 1–7. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 546 ECE 546 - VLSI Systems Design VLSI Systems Design ecture ecture 0: 0: atioed atioed ogic Lecture Lecture 10: 10: Ratioed Ratioed Logic, Logic, Pass Transistor Logic Fall Fall 2011 2011 W. Rhett Davis NC State University ith significant material from ith significant material from abaey abaey handrakasan handrakasan and and ikoli ć Slide 1 © W. Rhett Davis NC State University ECE 546 Fall 2011 with significant material from with significant material from Rabaey Rabaey, , Chandrakasan Chandrakasan, and , and Nikoli Nikoli
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Announcements omework #4 Due Today Homework #4 Due Today Homework #5 Due in 1 Week Midterm Exam in 2 Weeks Slide 2 © W. Rhett Davis NC State University ECE 546 Fall 2011
Background image of page 2
Summary of Last Lecture What physical quantities do the following values present? represent? » Intrinsic Delay » Logical Effort » Electrical Effort » Gate Effort When is the delay minimized for a chain of logic gates (in the method of logical effort)? What are some of the methods to improve the erformance of a Complementary CMOS gate? Slide 3 © W. Rhett Davis NC State University ECE 546 Fall 2011 performance of a Complementary CMOS gate?
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Today’s Lecture atioed Logic Ratioed Logic (6.2.2) Pass-Transistor Logic (6.2.3) Slide 4 © W. Rhett Davis NC State University ECE 546 Fall 2011
Background image of page 4
Ratioed Logic V DD R L Load V DD V DD Resistive Depletion Load PMOS Load V T < 0 PDN In 1 In 2 F In 1 In 2 F PDN In 1 In 2 F V SS PDN V SS In 3 V SS In 3 V SS In 3 (a) resistive load (b) depletion load NMOS (c) pseudo-NMOS oal: to reduce the number of devices over complementary CMOS Slide 5 © W. Rhett Davis NC State University ECE 546 Fall 2011 Goal: to reduce the number of devices over complementary CMOS
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Comparison of Logic Families Complementary CMOS Ratioed Logic Full Swing Reduced Swing (smaller noise margin) No Static Power Static Power t pHL = t pLH if sized correctly t pLH > t pHL Large PMOS arasitic capactiances much smaller arasitic capactiances Slide 6 © W. Rhett Davis NC State University ECE 546 Fall 2011 parasitic capactiances parasitic capactiances
Background image of page 6
Image of page 7
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 01/26/2012 for the course EE 546 taught by Professor Whett during the Spring '11 term at N.C. State.

Page1 / 32

ece546fall11_10 - ECE ECE 546 - VLSI Systems Design Lecture...

This preview shows document pages 1 - 7. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online