ece546fall11_15

ece546fall11_15 - ECE ECE 546 - VLSI Systems Design Lecture...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 546 ECE 546 - VLSI Systems Design VLSI Systems Design ecture ecture 5: Read 5: Read- nly Memory Lecture Lecture 15: Read 15: Read Only Memory Only Memory Fall Fall 2011 2011 W. Rhett Davis NC State University ith significant material from ith significant material from abaey abaey handrakasan handrakasan and and ikoli ć Slide 1 © W. Rhett Davis NC State University ECE 546 Fall 2011 with significant material from with significant material from Rabaey Rabaey, , Chandrakasan Chandrakasan, and , and Nikoli Nikoli
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Announcements Re-grade Requests for Midterm due Thursday HW#6 Due Today HW#7 Due in 1 week Video Lecture in 1 week » class will not meet Slide 2 © W. Rhett Davis NC State University ECE 546 Fall 2011 Project Introduction in 9 days
Background image of page 2
Summary of Last Lecture How do you design a dynamic flip-flop that is insensitive to clock overlap? How do you design a high-performance pipeline that is insensitive to clock overlap? Slide 3 © W. Rhett Davis NC State University ECE 546 Fall 2011
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Today’s Lecture emory Overview Memory Overview Read-Only Memories (ROM) Non-Volatile Memories (EPROM) Slide 4 © W. Rhett Davis NC State University ECE 546 Fall 2011
Background image of page 4
Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory EPROM E 2 PROM Random Access Non-Random Access Mask-Programmed rogrammable (PROM) FLASH SRAM RAM Programmable (PROM) FIFO LIFO DRAM Shift Register CAM Slide 5 © W. Rhett Davis NC State University ECE 546 Fall 2011
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Conceptual Storage Cell Write Read WL DFF 0 DQ 1 Slide 6 © W. Rhett Davis NC State University ECE 546 Fall 2011 BL
Background image of page 6
Memory Timing: Definitions Read cycle rite cycle READ Write cycle Read access Read access WRITE Write access Data valid Data written DATA Slide 7 © W. Rhett Davis NC State University ECE 546 Fall 2011
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Memory Architecture: Decoders M bits bits Word 0 Word 1 Word 2 Storage cell S 0 1 2 A 0 1 Word 0 Word 1 Word 2 Storage cell 0 der Word N 2 words 2
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 01/26/2012 for the course EE 546 taught by Professor Whett during the Spring '11 term at N.C. State.

Page1 / 27

ece546fall11_15 - ECE ECE 546 - VLSI Systems Design Lecture...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online