ece546fall11_17

Ece546fall11_17 - ECE ECE 546 VLSI Systems Design Lecture 17 SRAM Lecture 17 SRAM Peripheral Circuitry Circuitry DRAM Fall 2011 W Rhett Davis NC

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 546 ECE 546 - VLSI Systems Design VLSI Systems Design ecture ecture 7: 7: RAM Peripheral Lecture Lecture 17: 17: SRAM Peripheral Circuitry, DRAM Fall Fall 2011 2011 W. Rhett Davis NC State University ith significant material from ith significant material from abaey abaey handrakasan handrakasan and and ikoli ć Slide 1 © W. Rhett Davis NC State University ECE 546 Fall 2011 with significant material from with significant material from Rabaey Rabaey, , Chandrakasan Chandrakasan, and , and Nikoli Nikoli
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Announcements HW#7 Due Today Project Milestone #1 Due in 9 days HW#8 Due in 9 days Slide 2 © W. Rhett Davis NC State University ECE 546 Fall 2011
Background image of page 2
Summary of Last Lecture Assuming that the bit-lines re precharged to VDD are precharged to VDD, what constraints must ou satisfy in an SRAM you satisfy in an SRAM cell to avoid a read-upset? What constrainst must you satisfy to guarantee a successful write? Do the bit-lines have to be precharged to VDD? Slide 3 © W. Rhett Davis NC State University ECE 546 Fall 2011 pg
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Today’s Lecture RAM Peripheral Circuitry SRAM Peripheral Circuitry » Row Decoders olumn Decoders and Multiplexers » Column Decoders and Multiplexers » Bitline Conditioning Dynamic Random-Access Memories (DRAM) Slide 4 © W. Rhett Davis NC State University ECE 546 Fall 2011
Background image of page 4
A More Complete View of an SRAM der Row Deco Slide 5 © W. Rhett Davis NC State University ECE 546 Fall 2011
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Row Decoders Collection of 2 M complex logic gates rganized in regular and dense fashion Organized in regular and dense fashion (N)AND Decoder NOR Decoder Slide 6 © W. Rhett Davis NC State University ECE 546 Fall 2011
Background image of page 6
Traditional Decoder What problems will this circuit have for a large number of address lines?
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 8
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 01/26/2012 for the course EE 546 taught by Professor Whett during the Spring '11 term at N.C. State.

Page1 / 25

Ece546fall11_17 - ECE ECE 546 VLSI Systems Design Lecture 17 SRAM Lecture 17 SRAM Peripheral Circuitry Circuitry DRAM Fall 2011 W Rhett Davis NC

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online