ece546fall11_22

ece546fall11_22 - ECE ECE 546 - VLSI Systems Design Lecture...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 546 ECE 546 - VLSI Systems Design VLSI Systems Design ecture ecture 2: Three 2: Three- imensional Lecture Lecture 22: Three 22: Three Dimensional Dimensional Integrated Circuits Fall Fall 2011 2011 W. Rhett Davis NC State University ith significant material from ith significant material from aul aul ranzon ranzon Slide 1 © W. Rhett Davis NC State University ECE 546 Fall 2011 with significant material from with significant material from Paul Paul Franzon Franzon
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Announcements Project Milestone #2 Due today Regular Lecture on Thursday Project Demonstration Signup Thursday Project Changes Posted » Demo requires LFD check of flip-flop showing no errors nergy and Delay measured for all 20 vectors not per cycle » Energy and Delay measured for all 20 vectors, not per cycle Slide 2 © W. Rhett Davis NC State University ECE 546 Fall 2011
Background image of page 2
Outline 3DICs: Why Do We Care? Challenges in 3DICs Cost considerations in 3DICs Intro to Existing 3D Processes Slide 3 © W. Rhett Davis NC State University ECE 546 Fall 2011
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
The Power Problem DDR3 4.8 nJ/word Optimized DRAM core 128 pJ/word MIPS 64 core* 0.4 nJ/cycle 45 nm 0.8 V FPU 38 pJ/Op ords) 20 mV I/O 128 pJ/Word 4 bit w o SERDES I/O 1.9 nJ/Word (6 LPDDR2 512 pJ/Word On-chip/mm 7 pJ/Word TSV I/O (ESD) 7 pJ/Word Without better solutions, memory and interconnect S/ O ( S ) pJ/ o d TSV I/O (no ESD) 2 pJ/Word Slide 4 © W. Rhett Davis NC State University ECE 546 Fall 2011 * At 90 nm. Includes 40 kB cache, no FPU power will dominate computing Source: Franzon
Background image of page 4
Memory on Logic Conventional TSV Enabled Less Overhead x32 N x 128 Flexible bank access Less interface power to x128 “wide I/O” Flexible architecture or or Short on-chip wires Processor obile Slide 5 © W. Rhett Davis NC State University ECE 546 Fall 2011 nVidia Mobile Source: Franzon
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
3D FFT for Radar Processor 2DIC “optimal” design (+/-) 3DIC Optimal design 1024 point FFT: 16 GFLOPS, 50 GBps in x2mm 2 x 2 mm 60% reduction in memory power 17% increase in memory area X increase Slide 6 © W. Rhett Davis NC State University ECE 546 Fall 2011 8 c ease in bandwidth Thorolfsson, et. al, TODAES 2010
Background image of page 6
Outline 3DICs: Why Do We Care?
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 8
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 26

ece546fall11_22 - ECE ECE 546 - VLSI Systems Design Lecture...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online