EE 330 Exam 3 Fall 2011

EE 330 Exam 3 Fall 2011 - EE 330 Exam 3 Fall 2011 Name_ _ _...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Page 1 of 10 EE 330 Name_ _ _ _ _ _ _ _ _ _ _ _ _ _ Exam 3 Fall 2011 Instructions: This is a 50 minute exam. Students may bring 3 page of notes (front and back) to this exam. The points for the first eight questions are as indicated. The 5 problems are worth 16 points each. Please solve problems in the space provided on this exam and attach extra sheets only if you run out of space in solving a specific problem. If references semiconductor processes are needed beyond what is given in a specific problem or question, assume a CMOS process is available with the following key process parameters; n C OX =100 A/v 2  p C OX = n C OX /3 ,V TNO =0.5V, V TPO = - 0.5V, C OX =2fF/ 2 , = 0, and    If reference to a bipolar process is made, assume this process has key process parameters J S =10 -15 A/ 2 , β=100 and V AF = ∞. If any other process parameters are needed, use the process parameters associated with the process described on the attachments to this exam. Specify clearly what process parameters you are using in any solution requiring process parameters. Also attached to this exam is a table discussed in class that relates to the basic amplifier configurations. 1. (2pts) When using current mirrors as current amplifiers, a dc current source is often included on both the input side and the output side of the current mirror. What is the purpose of these dc current sources? 2. (2pts) The cascode configuration is actually a cascade of two basic amplifiers. What is the basic amplifier type of the first stage and the second stage of the cascode configuration in a bipolar process? 3. (2pts) What is the most unique and attractive characteristic of the cascode configuration? 4. (2pts) What is the main purpose of biasing the basic amplifier structures? 5. (2pts) When building logic circuits with basic CMOS NAND and NOR gates, the designer has the choice of implementing any function with either NAND or NOR gates. Which of these two types is generally preferred if the devices need to be sized for equal worst-case rise and fall times?
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This document was uploaded on 01/31/2012.

Page1 / 10

EE 330 Exam 3 Fall 2011 - EE 330 Exam 3 Fall 2011 Name_ _ _...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online