EE 330 HW 4 Spring 2012

EE 330 HW 4 Spring 2012 - EE 330 Homework Assignment 4...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
EE 330 Homework Assignment 4 Spring 2012 (Due Friday Feb 3) Problem 1 3.1 of Weste and Harris (WH) Problem 2 3.2 of WH Problem 3 3.5 of WH Problem 4 3.7 of WH Problem 5 A first-order RC filter is shown. The 3dB band edge of this filter is given by 3 1 RC dB . Assume Poly 1 is used to make the resistor and the capacitor is a Poly Insulator Poly (PIP) capacitor. This filter is to be fabricated in the ON 0.5u CMOS process that is characterized by the parameters given at http://www.mosis.org/cgi- bin/cgiwrap/umosis/swp/params/ami-c5/t6au-params.txt . a) Design this circuit and estimate the area required to implement this filter in your design if the 3dB band edge is to be located at 5K rad/sec. b) If the resistor is too big or the capacitor is too big, the area required to realize this filter becomes very large. Determine the value of R and C that will minimize the total area and compare the area required for the “minimal area” design with that you required in part a). V
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This document was uploaded on 01/31/2012.

Page1 / 4

EE 330 HW 4 Spring 2012 - EE 330 Homework Assignment 4...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online