{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

EE 330 Lab 2 Spring 2011

EE 330 Lab 2 Spring 2011 - EE 330 Spring 2011 Laboratory 2...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Page 1 of 8 Update Date: 1/17/2011 EE 330 Spring 2011 Laboratory 2: Basic Boolean Circuits Objective: The objective of this experiment is to investigate methods for evaluating the performance of Boolean circuits. Emphasis will be placed on the basic CMOS inverter but the concepts are applicable to larger circuits. Time domain behavior of the inverter will be considered. Part 1.1: Introduction A digital inverter with Boolean input A and Boolean output Y is shown in Fig. 1a Figure1 Digital Inverter a) Gate Representation b) Simple Transistor Implementation c) Transistor Implementation Showing Bulk Connections This gate level representation provides no detail about the underlying circuit used to realize the gate. Fig. 1b shows transistor level detail but does not show how the bulk is connected in the circuit. The representation in Fig. 1c shows all connectivity of the
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Page 2 of 8 Update Date: 1/17/2011 inverter. In the latter view, the input and output variables are labeled as voltage variables rather than as Boolean variables. Part 2 Simulation of a CMOS Inverter In this section we will focus on the creation of a schematic of a CMOS inverter and on the simulation of this inverter in Spectre. Part 2.1 Attaching technology information In the last lab, we simulated a simple circuit consisting only resistors and capacitors. In this lab, we will implement an inverter using transistors. Create a new cell named 'inverter' in schematic view. To use the correct models for the transistors, we need to choose which “Technology” we would like to use. By choosing a technology, we decide which semiconductor manufacturer will manufacture our design if we choose to fabricate it as an IC. For the purposes of this course, we will use the 0.5μ process from ON Semiconductor. ON Semiconductor is a spin-off from Motorola and purchased a company called AMI who provided this 0.5u process to universities for many years. An occasional reference to AMI may still be made even though the company no longer exists. When the attach process is complete, all the ON 0.5μ process information will automatically be used in our designs. The process information includes critical parameters such as the minimum device size, the available layer masks, and the supply voltage level. To attach a library to a specific technology, right click on the desired library name in the Library Manager and choose Attach Tech lib… In the form that pops up, choose the technology library to be AMI .6u C5N and click on ok. Check CIW to see if the technology file was attached successfully. Part 2.2 Creation of a Schematic Consider an implementation of the CMOS inverter of Fig. 1c in the ON 0.5μ CMOS process. Use a 5V power supply and size the devices M 1 and M 2 with the drawn dimensions given in Table 1.
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}