EE 330 Lect 1 Fall 2011

EE 330 Lect 1 Fall 2011 - EE 330 Fall 2011 Integrated...

Info iconThis preview shows pages 1–11. Sign up to view the full content.

View Full Document Right Arrow Icon
EE 330 Fall 2011 Lecture Instructor: Randy Geiger 2133 Coover [email protected] 294-7745 Lab Instructors: Rui Bai [email protected] Yongjie Jiang [email protected] Curtis Mayberry [email protected] Srijita Patra [email protected] Brian Modtland [email protected] Web Site: http://class.ece.iastate.edu/ee330/ Lecture: MWF 12:10 2115 Pearson Lab: Sec A Tues 8:00 - 10:50 2046 Coover Sec B Tues 11:00 - 1:50 2046 Coover Sec C Wed 5:10 - 8:00 2046 Coover Sec D Fri 8:00 - 10:50 2046 Coover Sec E Thurs 8:00 - 10:50 2046 Coover Sec F Mon 1:10 – 4:00 2046 Coover Integrated Electronics
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Catalog Description E E 330. Integrated Electronics. (Same as Cpr E 330.) (3-3) Cr. 4. F.S. Prereq: 201, credit or enrollment in 230, Cpr E 210. Semiconductor technology for integrated circuits. Modeling of integrated devices including diodes, BJTs, and MOSFETs. Physical layout. Circuit simulation. Digital building blocks and digital circuit synthesis. Analysis and design of analog building blocks. Laboratory exercises and design projects with CAD tools and standard cells.
Background image of page 2
Topical Coverage • Semiconductor Processes • Device Models (Diode,MOSFET,BJT, Thyristor) • Layout • Simulation and Verification • Basic Digital Building Blocks • Behavioral Design and Synthesis – Standard cells • Basic Analog Building Blocks
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Topical Coverage Weighting Logic Circuits Fabrication Technology Diodes MOS Devices Bipolar Devices Small Signal Analysis and Models Linear MOSFET and BJT Applications 7.5 3.5 6 2.5 8 7 6.5 (BJTs and Thyristors)
Background image of page 4
Textbook: CMOS VLSI Design – A Circuits and Systems Perspective by Weste and Harris Addison Wesley/Pearson, 2011 - Fourth edition
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Grading Policy 3 Exams 100 pts each 1 Final 100 pts. Homework 100 pts.total Quizzes/Attendance 100 pts Lab and Lab Reports 100 pts.total Design Project (tentative) 100 pts.
Background image of page 6
Attendance and Equal Access Policy Participation in all class functions and provisions for special circumstances will be in accord with ISU policy Attendance of any classes or laboratories, turning in of homework, or taking any exams or quizzes is optional however grades will be assigned in accord with described grading policy. No credit will be given for any components of the course without valid excuse if students choose to not be present or not to contribute. Successful demonstration of ALL laboratory milestones and submission of complete laboratory reports for ALL laboratory experiments to TA by deadline established by laboratory instructor is, however, required to pass this course.
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Instructor Access: • Office Hours – Open-door policy – MWF 1:00-1:50 reserved for EE 330 students – By appointment • Email [email protected] – Include EE 330 in subject
Background image of page 8
Teaching Assistant Access: Rui Bai [email protected] Yongjie Jiang [email protected] Curtis Mayberry [email protected] Srijita Patra [email protected] Brian Modtland [email protected]
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
http://class.ece.iastate.edu/ee330
Background image of page 10
Image of page 11
This is the end of the preview. Sign up to access the rest of the document.

This document was uploaded on 01/31/2012.

Page1 / 57

EE 330 Lect 1 Fall 2011 - EE 330 Fall 2011 Integrated...

This preview shows document pages 1 - 11. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online