EE 330 Lect 11 Spring 2011

EE 330 Lect 11 Spring 2011 - EE 330 Lecture 11 IC...

Info iconThis preview shows pages 1–10. Sign up to view the full content.

View Full Document Right Arrow Icon
EE 330 Lecture 11 IC Fabrication Technology Part IV - Back-end Processes Devices in Semiconductor Processes
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Quiz 10 What is the major reason contacts of metal to poly are not allowed in the gate region of a transistor? A A’ Unacceptable Contact
Background image of page 2
And the number is …. 6 3 1 2 4 5 7 8 9
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
And the number is …. 6 3 1 2 4 5 7 8 9 4
Background image of page 4
Quiz 10 What is the major reason contacts of metal to poly are not allowed in the gate region of a transistor? A A’ Unacceptable Contact Solution: Pin-holes will degrade yield
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
• Contacts usually of a fixed size – All etches reach bottom at about the same time – Multiple contacts widely used – Contacts not allowed to Poly on thin oxide in most processes – Dog-bone often needed for minimum-length devices Review from Last Time
Background image of page 6
Metalization • Aluminum widely used for interconnect • Copper finding some applications • Must not exceed maximum current density – around 1ma/u • Ohmic Drop must be managed • Parasitic Capacitances must be managed • Interconnects from high to low level metals require connections to each level of metal • Stacked vias permissible in some processes Review from Last Time
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Metalization Interconnect Layers May Vary in Thickness or Be Mostly Uniform 12.5μ
Background image of page 8
Interconnects • Metal is preferred interconnect – Because conductivity is high • Parasitic capacitances and resistances of concern in all interconnects • Polysilicon used for short interconnects – Silicided to reduce resistance – Unsilicided when used as resistors • Diffusion used for short interconnects – Parasitic capacitances are high
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 10
This is the end of the preview. Sign up to access the rest of the document.

This document was uploaded on 01/31/2012.

Page1 / 40

EE 330 Lect 11 Spring 2011 - EE 330 Lecture 11 IC...

This preview shows document pages 1 - 10. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online