EE 330 Lect 33 Fall 2011

EE 330 Lect 33 Fall 2011 - EE 330 Lecture 33 Basic...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
EE 330 Lecture 33 Basic Amplifier Analysis High-Gain Amplifiers Current Source Biasing (just introduction)
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Common Emitter Configuration Common Emitter Consider the following CE application B E C V DD V in R C V out V EE 0 C AR C gg m g  V in π R = r Input impedance is mid-range Voltage Gain is Large and Inverting Output impedance is mid-range Widely used as a voltage amplifier 0 0 1 out C RR C C  0 CQ C t IR A V C  V 0 out C C  t in CQ V R = I (this is also a two-port model for this CE application) Review from Last Time
Background image of page 2
Common Collector Configuration Common Collector For this CC application B E C V SS V DD V in R E V out 0 V A m mE gg g g g g in πE R r +βR Eo  1 1 E 0 R R 1+g R gR m g  Output impedance is low A V0 is positive and near 1 Input impedance is very large Widely used as a buffer Not completely unilateral but output-input transconductance is small CQ E V CQ E t IR A I R +V CQ E I R V in E R βR t   1 t 0 CQ V R I  (this is not a two-port model for this CC application) Review from Last Time
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Two-port model for Common Base Configuration Common Base B E C V BB V DD V in R C V out C0 R <<r out C R R V A mC gR in m 1 R g CQ C V t IR A V t in CQ V R I R <<r out C R R Output impedance is mid-range A V0 is large and positive (equal in mag to that to CE) Input impedance is very low Not completely unilateral but output-input transconductance is small (this is not a two-port model for this CB application) Review from Last Time
Background image of page 4
Common Emitter with Emitter Resistor Configuration B E C V DD V in R C V out R E V EE V be g O g m V be g π V in R C R E V out V E By KCL at two non-grounded nodes     00 in E E - out C m g g g g V V V V     E E in E out in - m g g g g g g  V V V V V     out m E 0 πC V in C m C 0 π E 0 π E E -g g +g g R A = - g g +g g +g +g +g g +g R V V
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Common Emitter with Emitter Resistor Configuration B E C V DD V in R C V out R E V EE V be g O g m V be g π V in R C R E V out V E C V E R A- R It can also be shown that out C RR in πE R r + βR
Background image of page 6
Common Emitter with Emitter Resistor Configuration B E C V DD V in R C V out R E V EE C V E R A- R out C RR in πE R r +βR Analysis would simplify if g 0 were set to 0 in model Gain can be accurately controlled with resistor ratios Useful for reasonably accurate low gains Input impedance is high (this is not a two-port model)
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
B E C V DD V in R C V out R E V EE B E C V SS V DD V in R E V out B E C V DD V in R C V out V EE A V C E R - R R in R out πE r+ βR C R C R mC gR -1 m g B E C V BB V DD V in R C V out m mE g g +g r+βR -g R π r C R t E CQ V βR I    CQ C t IR V DQ C EB 2I R V DQ EB 2I V CQ t I V CQ E CQ E t I R +V DQ E DQ E EB 2I R 2I R +V t E CQ V I t CQ βV I DQ C EB 2I R V CQ C t V -1 m g DQ EB 2I V CQ t I V MOS BJT MOS MOS MOS BJT BJT BJT CE/CS CC/CD CB/CG
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 49

EE 330 Lect 33 Fall 2011 - EE 330 Lecture 33 Basic...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online