{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

EE 330 Lect 38 Fall 2011

EE 330 Lect 38 Fall 2011 - EE 330 Lecture 38 Digital...

Info iconThis preview shows pages 1–11. Sign up to view the full content.

View Full Document Right Arrow Icon
EE 330 Lecture 38 Digital Circuits Characterization of the CMOS Inverter
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Hierarchical Digital Design Domains: Behavioral: Structural : Top Bottom Physical Bottom Up Design Top Down Design Review from Last Lecture
Background image of page 2
Representation of Digital Systems Standard Approach to Digital Circuit Design 1. Behavioral Description Technology independent 2. RTL Description (Register Transfer Level) (must verify (1) (2)) 3. RTL Compiler Registers and Combinational Logic Functions 4. Logic Optimizer 5. Logic Synthesis Generally use a standard call library for synthesis (sublevels 6-8 not shown on this slide) 8 level representation Review from Last Lecture
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon