EE 435 Lect 40 Spring 2010

EE 435 Lect 40 Spring 2010 - EE 435 Lecture 40 References...

Info iconThis preview shows pages 1–12. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: EE 435 Lecture 40 References Clocked Comparator V DACk 1 1 2A C 1 V IN V OUT Preamplifier with offset compensation and regenerative latch V DACk 1 1 2A C 1 V IN V OUT Gain of preamplifier may still not be large enough . Review from last lecture . ADC Types Flash Pipeline Two-Step Flash Multi-Step Flash Cyclic (algorithmic) Successive Approximation Folded Dual Slope Single-bit Multi-bit First-order Higher-order Continuous-time Nyquist Rate Over-Sampled All have comparable conversion rates Basic approach in all is very similar . Review from last lecture . Pipelined ADC Stage k DAC k ADC k A k d k n k X INk X OUTk S/H k C LK + V REF Pipeline Stage . Review from last lecture . Pipelined ADC Stage k DAC k ADC k A k d k n k X INk X OUTk S/H k C LK + V REF Pipeline Stage Usually Realized as Single SC Block . Review from last lecture . 1-bit/Stage Pipeline Implementation C 1 C 2 1 1 1 2 V IN 2 d k 2 d k 2 V REF 2 V REF V OUT 2 2 REF IN IN O REF IN IN V 2V V V V 2V V + < = > DAC k 2 V OUTk S/H k C LK + V REF V INk d k . Review from last lecture . V BIAS V REF Voltage Reference Circuit V REF Voltage Reference . Review from last lecture . Current Reference V BIAS I REF Current Reference Circuit I REF . Review from last lecture . Desired Properties of References V BIAS V REF Voltage Reference Circuit Accurate Temperature Stable Time Stable Insensitive to V BIAS Low Output Impedance (voltage reference) Floating Small Area Low Power Dissipation Process Tolerant Process Transportable . Review from last lecture . Consider Voltage References V BIAS V REF Voltage Reference Circuit V DD V REF M 2 M 1 2 1 1 2 2 1 1 2 1 1 L W L W L W L W V V V T DD REF + = V DD ,V T reference Observation Variables with units Volts needed to build any voltage reference . Review from last lecture . Voltage References V BIAS V REF Voltage Reference Circuit Observation Variables with units Volts needed to build any voltage reference What variables available in a process have units volts? V DD , V T , V BE (diode) ,V Z ,V BE ,V t ??? What variables which have units volts satisfy the desired properties of a voltage reference?...
View Full Document

This note was uploaded on 01/31/2012 for the course EE 345 taught by Professor Geiger during the Fall '11 term at Iowa State.

Page1 / 41

EE 435 Lect 40 Spring 2010 - EE 435 Lecture 40 References...

This preview shows document pages 1 - 12. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online