rtl8201 - RTL8201BL 2002-03-29 Rev.1.2 1 REALTEK SINGLE...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: RTL8201BL 2002-03-29 Rev.1.2 1 REALTEK SINGLE CHIP SINGLE PORT 10/100M FAST ETHERNET PHYCEIVER RTL8201BL 1. Features...........................................................................2 2. General Description.......................................................2 3. Block Diagram................................................................3 4. Pin Assignments .............................................................4 5. Pin Description...............................................................5 5.1 100 Mbps MII & PCS Interface ................................ 5 5.2 SNI (Serial Network Interface): 10Mbps only .......... 5 5.3 Clock Interface.......................................................... 6 5.4 100Mbps Network Interface...................................... 6 5.5 Device Configuration Interface................................. 6 5.6 LED Interface/PHY Address Config......................... 7 5.7 Reset and other pins .................................................. 7 5.8 Power and Ground pins............................................. 7 6. Register Descriptions.....................................................8 6.1 Register 0 Basic Mode Control Register................... 8 6.2 Register 1 Basic Mode Status Register ..................... 9 6.3. Register 2 PHY Identifier Register 1 ....................... 9 6.4. Register 3 PHY Identifier Register 2 ....................... 9 6.5. Register 4 Auto-negotiation Advertisement Register(ANAR) ........................................................... 10 6.6 Register 5 Auto-Negotiation Link Partner Ability Register(ANLPAR) ....................................................... 10 6.7 Register 6 Auto-negotiation Expansion Register(ANER)............................................................ 11 6.8 Register 16 Nway Setup Register(NSR) ................. 11 6.9 Register 17 Loopback, Bypass, Receiver Error Mask Register(LBREMR) ...................................................... 12 6.10 Register 18 RX_ER Counter(REC)....................... 12 6.11 Register 19 10Mbps Network Interface Configuration Register... 12 6.12 Register 20 PHY 1_1 Register .............................. 13 6.13 Register 21 PHY 1_2 Register .............................. 13 6.14 Register 22 PHY 2 Register .................................. 13 6.15 Register 23 Twister_1 Register ............................. 13 6.16 Register 24 Twister_2 Register ............................. 13 6.17 Register 25 Test Register....................................... 13 7. Functional Description ................................................14 7.1 MII and Management Interface............................... 14 7.1.1 Data Transition................................................ 14 7.1.2 Serial Management.......................................... 14 7.2 Auto-negotiation and Parallel Detection................. 15 7.3 Flow control support............................................... 16 7.4 Hardware Configuration and Auto-negotiation................. 16 7....
View Full Document

Page1 / 29

rtl8201 - RTL8201BL 2002-03-29 Rev.1.2 1 REALTEK SINGLE...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online