Implementation of Paging

Implementation of Paging - There are two types of...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Implementation of Paging Paging adds an extra indirection to memory access. This indirection is implemented in hardware, so it does not have excessive execution overhead. The Memory Management Unit (MMU) translates Virtual Memory Addresses (vmaddr) to physical memory addresses (phaddr). The MMU uses a page table to do this
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Paging
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: There are two types of addresses: Virtual Memory Addresses : the address that the CPU is using. Addresses used by programs are of this type. Physical Memory Addresses : The addresses of RAM pages. This is the hardware address . The MMU translates the Virtual memory addresses to physical memory addresses...
View Full Document

This note was uploaded on 01/30/2012 for the course CS 354 taught by Professor Staff during the Fall '08 term at Purdue University-West Lafayette.

Page1 / 2

Implementation of Paging - There are two types of...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online