an344 - Altera Corporation 1 AN-344-2.0 Preliminary...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Altera Corporation 1 AN-344-2.0 Preliminary Application Note ASI Demonstration Introduction A digital video broadcast asynchronous serial interface (DVB-ASI) is a serial data transmission protocol that transports MPEG-2 packets over copper-based cables or optical networks. DVB-ASI is used as a serial link between equipment in broadcast facilities. The Altera ® ASI demonstration demonstrates how to use Cyclone ™ devices to transmit and receive packets over an ASI. The demonstration is a two-receiver and transmitter demonstration with loopback and includes a transport stream (TS) generator and TS packet checker. The ASI demonstration uses the Altera ® ASI MegaCore ® function and the Cyclone video demonstration board. f For information on the Altera Cyclone Video Demonstration Board, refer to the Cyclone Video Demonstration Board Data Sheet . f For information on the ASI MegaCore function, refer to the ASI MegaCore Function User Guide . Functional Description Figure 1 shows the ASI demonstration block diagram. April 2006, version 2.0 2 Altera Corporation Preliminary ASI Demonstration Functional Description Figure 1. Block Diagram Note to Figure 1 : (1) The LVDS standard copes with a 270-Mbps bit rate and enables better noise integrity than LVTTL/LVCMOS. The design consists of the following elements: ■ Cyclone low voltage differential signalling (LVDS) inputs and outputs (I/Os) for the receiver and transmitter ■ ASI receiver ■ ASI transmitter ■ ASI buffer ■ TS generator ■ TS checker ■ Two PLLs for frequency multiplication—one for the transmitter, one for the receiver f For more information on the ASI transmitter and receiver, refer to the ASI MegaCore Function User Guide . The two reference clocks can be either asynchronous to each other or the two PLLs can be driven from the same clock source....
View Full Document

Page1 / 6

an344 - Altera Corporation 1 AN-344-2.0 Preliminary...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online