tutorial_quartusii_intro_verilog

tutorial_quartusii_intro_verilog - Quartus ® II...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Quartus ® II Introduction for Verilog Users This tutorial presents an introduction to the Quartus ® II software. It gives a general overview of a typical CAD flow for designing circuits that are implemented by using FPGA devices, and shows how this flow is realized in the Quartus ® II software. The design process is illustrated by giving step-by-step instructions for using the Quartus ® II software to implement a simple circuit in an Altera ® FPGA device. The Quartus ® II system includes full support for all of the popular methods of entering a description of the desired circuit into a CAD system. This tutorial makes use of the Verilog design entry method, in which the user specifies the desired circuit in the Verilog hardware description language. Another version of this tutorial is available that uses VHDL hardware description language. The screen captures in the tutorial were obtained using Quartus ® II version 11.0; if other versions of the soft- ware are used, some of the images may be slightly different. Contents: Getting Started Starting a New Project Design Entry Using Verilog Code Compiling the Verilog Code Using the RTL Viewer Specifying Timing Constraints Quartus ® II Windows Computer Aided Design (CAD) software makes it easy to implement a desired logic circuit by using a pro- grammable logic device, such as a field-programmable gate array (FPGA) chip. A typical FPGA CAD flow is illustrated in Figure 1. Figure 1: Typical CAD flow. It involves the following basic steps: • Design Entry – the desired circuit is specified either by using a hardware description language, such as Verilog or VHDL, or by means of a schematic diagram • Synthesis – the CAD Synthesis tool synthesizes the circuit into a netlist that gives the logic elements (LEs) needed to realize the circuit and the connections between the LEs • Functional Simulation – the synthesized circuit is tested to verify its functional correctness; the simulation does not take into account any timing issues • Fitting – the CAD Fitter tool determines the placement of the LEs defined in the netlist into the LEs in an actual FPGA chip; it also chooses routing wires in the chip to make the required connections between specific LEs • Timing Analysis – propagation delays along the various paths in the fitted circuit are analyzed to provide an indication of the expected performance of the circuit ALTERA ® CORPORATION APRIL 2011 2 QUARTUS ® II INTRODUCTION FOR VERILOG USERS • Timing Simulation – the fitted circuit is tested to verify both its functional correctness and timing • Programming and Configuration – the designed circuit is implemented in a physical FPGA chip by pro- gramming the configuration switches that configure the LEs and establish the required wiring connections This tutorial introduces the basic features of the Quartus ® II software. It shows how the software can be used to design and implement a circuit specified using the Verilog hardware description language. It makes use of thedesign and implement a circuit specified using the Verilog hardware description language....
View Full Document

This note was uploaded on 02/01/2012 for the course ING 101 taught by Professor James during the Spring '11 term at Universidad del Cauca.

Page1 / 35

tutorial_quartusii_intro_verilog - Quartus ® II...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online