ug_qdrii_sram - QDRII SRAM Controller MegaCore Function...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
101 Innovation Drive San Jose, CA 95134 www.altera.com QDRII SRAM Controller MegaCore Function User Guide MegaCore Version: 9.1 Document Date: November 2009
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device des- ignations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Al- tera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the ap- plication or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published in- formation and before placing orders for products or services. ii MegaCore Version 9.1 Altera Corporation QDRII SRAM Controller MegaCore Function User Guide UG-IPQDRII-8.1
Background image of page 2
Altera Corporation MegaCore Version 9.1 iii Contents Chapter 1. About This MegaCore Function Release Information . .............................................................................................................................. 1–1 Device Family Support . ........................................................................................................................ 1–1 Features . .................................................................................................................................................. 1–2 General Description . .............................................................................................................................. 1–2 OpenCore Plus Evaluation . ............................................................................................................. 1–3 Performance and Resource Utilization . .............................................................................................. 1–4 Chapter 2. Getting Started Design Flow . ........................................................................................................................................... 2–1 QDRII SRAM Controller Walkthrough . ............................................................................................. 2–2 Create a New Quartus II Project . ................................................................................................... 2–3 Launch IP Toolbench . ...................................................................................................................... 2–4 Step 1: Parameterize . ........................................................................................................................ 2–5 Step 2: Constraints . ........................................................................................................................... 2–7 Step 3: Set Up Simulation . ............................................................................................................... 2–7 Step 4: Generate . ............................................................................................................................... 2–8 Simulate the Example Design . ........................................................................................................... 2–11 Simulate with IP Functional Simulation Models . ...................................................................... 2–11 Simulating With the ModelSim Simulator . ................................................................................ 2–11 Simulating With Other Simulators . ............................................................................................. 2–12 Simulating in Third-Party Simulation Tools Using NativeLink . ............................................ 2–17 Edit the PLL . ......................................................................................................................................... 2–18 Compile the Example Design . ........................................................................................................... 2–19 Program a Device . ............................................................................................................................... 2–21 Implement Your Design . .................................................................................................................... 2–21 Set Up Licensing . ................................................................................................................................. 2–21 Chapter 3. Functional Description Block Description . .................................................................................................................................. 3–1 Control Logic . ................................................................................................................................... 3–2 Resynchronization & Pipeline Logic . ............................................................................................ 3–3 Datapath . ........................................................................................................................................... 3–5 OpenCore Plus Time-Out Behavior . ................................................................................................. 3–10 Interfaces & Signals . ............................................................................................................................ 3–10 Interface Description . ..................................................................................................................... 3–10 Signals . ............................................................................................................................................. 3–22 Device-Level Configuration . .............................................................................................................. 3–26 PLL Configuration . ........................................................................................................................ 3–26 Example Design . ............................................................................................................................. 3–27 Constraints . ..................................................................................................................................... 3–29
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
iv MegaCore Version 9.1 Altera Corporation QDRII SRAM Controller MegaCore Function User Guide Contents Parameters . ........................................................................................................................................... 3–29 Memory . ........................................................................................................................................... 3–30 Board & Controller . ........................................................................................................................ 3–31 Project Settings . ............................................................................................................................... 3–33 MegaCore Verification . ....................................................................................................................... 3–34 Simulation Environment . .............................................................................................................. 3–34 Hardware Testing . .......................................................................................................................... 3–34 Additional Information Revision History . .............................................................................................................................. Info–i How to Contact Altera . .................................................................................................................... Info–i Typographic Conventions . ............................................................................................................. Info–ii
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 02/01/2012 for the course ING 101 taught by Professor James during the Spring '11 term at Universidad del Cauca.

Page1 / 68

ug_qdrii_sram - QDRII SRAM Controller MegaCore Function...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online