hs10 - ׺ ظ ׵ ׸ ۺ ׵ ݸ ص ׸ ׵ غ Ӻ ع Ź ظ Թ׵ ɾ...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ׺ ظ ׵ ׸ ۺ ׵ ݸ ص ׸ ׵ غ Ӻ ع Ź ظ Թ׵ ɾ ɽ ɼ ݸ е ׺ ׸ ݺ ԹԵ ָ ɾ ɽ ɼ ɾ ɾ ɽ ɼ ݺ ɾ ɽ ɼ Թ Թ ظ ظ ɾ ɽ ɼ ׺ ۺ ݸ ع ҵ 16x5 ROM A0 A1 A2 D0 D1 D2 D3 D4 3-bit register D0 D1 D2 Q0 Y Q1 Q2 Z X A3 clock Թ׸ ظ ɽ һ ɽ ɾ ɿ Թ ɾ ɽ ɿ ɾ ɿ ɽ ɾ ɿ ׸ ź Ÿ ع ź ź ׺ ҵ ع ׺ ֺ ɽ ɾ ɿ ظ Ÿ Ҹ ָ ׵ 32x3 ROM A0 A1 A2 D0 D1 D2 3-bit register D3 D2 D1 Q3 Q2 Q1 8x1 ROM A0 D0 A1 A2 Z B A A3 A4 clock 32x4 ROM A0 A1 A2 D0 D1 D2 D3 3-bit register D3 D2 D1 Q3 Z Q2 Q1 B A A3 A4 clock ۸ ݺ ׸ ׺ IN[0]..IN[b-1] IN[b]..IN[2b-1] A[0]..A[n-1] A[n] A[n+1] n 2 X b n 2 X b 0 CS WE R CS WE R n 2 X b n 2 X b 1 CS WE R CS WE R 2-to-4 decoder n 2 X b n 2 X b 2 CS WE R CS WE R n 2 X b n 2 X b 3 CS WE R CS WE R write-enable_L memory-select_L output-enable_L OUT[0]..OUT[b-1] OUT[b]..OUT[2b-1] ׵ ص ݹ ع ׵ ...
View Full Document

Ask a homework question - tutors are online