{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

labreport 8 (july 12)

# labreport 8 (july 12) - EE 3221 Electronics II Laboratory...

This preview shows pages 1–4. Sign up to view the full content.

EE 3221 Electronics II Laboratory Suhas Patel Evan Trapani (Partner) 437-93-4360 July 12, 2004 Lab 8 (Experiment 19 – Part 1) Phase-Shift Oscillators

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
EE 3221 Suhas Patel July 12, 2004 1.) Design an inverting op-amp circuit with a gain of about 60. Then, design a three-stage RC filter network which has a gain of 1/29 and a phase shift of 180 degrees at a frequency near 1 kHz. Note that R2 should be greater than R. Why? To reduce and minimize the load factor. To ensure that the output of the RC network doesn’t load R2 at the inverting input of the op-amp. What values did you choose for resistors, capacitors, and supply voltages? Op-Amp: R1 = 10k R2 = 10k V+ = 10 V V- = - 10 V RC filter network: R = 1k C = 0.063 uF At what frequency is point D in phase with the input? 1.02 kHz What is the overall gain, from the input to point D, at this frequency? 2.2 2.) Adjust the potentiometer R so that the overall gain to the output terminal shown in Fig. 1 at the frequency found in step 1 is about 1. Connect the output to the input. Does the circuit oscillate? Yes, it does oscillate. f

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

### Page1 / 4

labreport 8 (july 12) - EE 3221 Electronics II Laboratory...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online